High-Level Synthesis HLS with Vitis
Buy now
Accelerate hardware design with High-Level Synthesis using Xilinx Vitis HLS. Covers C/C++ to RTL synthesis, pipeline and dataflow optimisation pragmas, memory partitioning, AXI interface synthesis, and co-simulation. Projects implement ML inference accelerators and DSP kernels for FPGA acceleration.
