Hardware Software Co-design for AI SoCs
Buy now
Design AI SoCs with aligned hardware and software stacks. Covers AI SoC architecture trade-offs, compiler (TVM/MLIR) to hardware mapping, driver and runtime design, operator library optimisation, and full-stack performance profiling for next-generation AI inference and training chips.
