Courses

UCIe Protocol Training

Buy now

Learn UCIe – the open standard for chiplet-based die-to-die interconnects. Covers UCIe physical and protocol layers, die-to-die adapter architecture, advanced and standard packaging form factors, and UCIe IP integration strategy.

HBM3 Protocol Training

Buy now

Learn HBM3 – the ultra-high-bandwidth memory used in AI accelerators and GPUs. Covers HBM3 architecture, 3D stacking (TSV), wide 1024-bit interface, refresh management, thermal design, and HBM3 PHY interface. Essential for AI chips, GPUs, and network processors.

CXL Protocol Training

Buy now

Master CXL – the emerging coherent interconnect for CPU-accelerator-memory systems. Covers CXL 1.1/2.0/3.0 specifications, CXL.io, CXL.cache, CXL.mem, and CXL switch topology. Essential for AI accelerator, HPC, and data centre SoC engineers.

DisplayPort Protocol Training

Buy now

Learn the DisplayPort protocol for high-resolution display interfaces. Covers DP 1.4 and DP 2.0 (UHBR) architecture, main link and AUX channel, link training, MST, HDCP 2.3, DSC, and USB-C integration. Targeted at multimedia SoC and GPU design engineers.

UART Training

Buy now

Learn UART – the most fundamental serial communication protocol. Covers UART framing (start/stop/parity bits), baud rate generation, RS232/RS485 levels, FIFO-buffered UART design, flow control (RTS/CTS), and UART controller RTL implementation.

I2C Training

Buy now

Master the I2C protocol for sensor and peripheral interfaces. Covers I2C multi-master arbitration, clock stretching, 10-bit addressing, SMBus extensions, I2C timing analysis, and I2C controller RTL implementation with bus contention and NAK scenario testing.

USB 4.0 Protocol Training

Buy now

Learn USB4 – the convergence of USB and Thunderbolt 3 at 40Gbps. Covers USB4 tunnelling architecture (USB 3.2, DisplayPort, PCIe tunnels), bandwidth management, USB4 hub topology, power delivery 3.0, and backwards compatibility.

USB 3.x Protocol Training

Buy now

Deep-dive into USB 3.x SuperSpeed protocol from USB 3.0 to USB 3.2 Gen2x2. Covers LFPS, link training, USB 3.x packet structure, power management (U0-U3 states), USB-C integration, and dual-role power delivery with UVM VIP verification.

USB 2.0 Protocol Training

Buy now

Learn USB 2.0 protocol architecture for SoC integration and verification. Covers USB host/device/OTG architecture, full-speed/high-speed specs, enumeration sequence, USB packet types, USB controller design, ULPI PHY interface, and DV methodology using UVM USB VIP.