Understand the AMBA CHI (Coherent Hub Interface) protocol for multi-core SoC cache coherency. Covers CHI network layers, transaction types (read, write, snoop), CHI-B and CHI-E specifications, QoS, and integration with ARM CoreLink interconnects.
Learn more| Has discount |
 |
||
|---|---|---|---|
| Expiry period | Lifetime | ||
| Made in | English | ||
| Last updated at | Sun Apr 2026 | ||
| Level |
|
||
| Total lectures | 0 | ||
| Total quizzes | 0 | ||
| Total duration | Hours | ||
| Total enrolment |
0 |
||
| Number of reviews | 632 | ||
| Avg rating |
|
||
| Short description | Understand the AMBA CHI (Coherent Hub Interface) protocol for multi-core SoC cache coherency. Covers CHI network layers, transaction types (read, write, snoop), CHI-B and CHI-E specifications, QoS, and integration with ARM CoreLink interconnects. | ||
| Outcomes |
|
||
| Requirements |
|