Implement and verify PCIe on FPGA using vendor IP cores. Covers Xilinx PCIe IP configuration, BAR design, DMA controller integration, interrupt handling, PCIe compliance testing, and in-system debug with PCIe protocol analysers. Hands-on DMA engine implementation on Xilinx UltraScale+ hardware.
Learn more| Has discount |
![]() |
||
|---|---|---|---|
| Expiry period | Lifetime | ||
| Made in | English | ||
| Last updated at | Sun Apr 2026 | ||
| Level |
|
||
| Total lectures | 0 | ||
| Total quizzes | 0 | ||
| Total duration | Hours | ||
| Total enrolment |
0 |
||
| Number of reviews | 858 | ||
| Avg rating |
|
||
| Short description | Implement and verify PCIe on FPGA using vendor IP cores. Covers Xilinx PCIe IP configuration, BAR design, DMA controller integration, interrupt handling, PCIe compliance testing, and in-system debug with PCIe protocol analysers. Hands-on DMA engine implementation on Xilinx UltraScale+ hardware. | ||
| Outcomes |
|
||
| Requirements |
|