Design RF circuits in standard CMOS technology. Covers LNA, mixer, VCO, and PA design; S-parameter analysis; noise figure optimisation; impedance matching; and RF layout strategies. Uses Cadence Virtuoso with RF PDKs for simulation and layout. Targeted at wireless SoC, IoT, and RF IC design engineer
Learn more| Has discount |
![]() |
||
|---|---|---|---|
| Expiry period | Lifetime | ||
| Made in | English | ||
| Last updated at | Sun Apr 2026 | ||
| Level |
|
||
| Total lectures | 0 | ||
| Total quizzes | 0 | ||
| Total duration | Hours | ||
| Total enrolment |
0 |
||
| Number of reviews | 697 | ||
| Avg rating |
|
||
| Short description | Design RF circuits in standard CMOS technology. Covers LNA, mixer, VCO, and PA design; S-parameter analysis; noise figure optimisation; impedance matching; and RF layout strategies. Uses Cadence Virtuoso with RF PDKs for simulation and layout. Targeted at wireless SoC, IoT, and RF IC design engineer | ||
| Outcomes |
|
||
| Requirements |
|