Learn professional RTL design methodology for ASIC chips. Covers microarchitecture planning, pipeline design, arbitration logic, CDC-awareness, lint-clean RTL, synthesis optimisation, and design-for-verification practices. Projects include designing a complete AXI-based SoC subsystem block.
Learn more| Has discount |
 |
||
|---|---|---|---|
| Expiry period | Lifetime | ||
| Made in | English | ||
| Last updated at | Sun Apr 2026 | ||
| Level |
|
||
| Total lectures | 0 | ||
| Total quizzes | 0 | ||
| Total duration | Hours | ||
| Total enrolment |
0 |
||
| Number of reviews | 509 | ||
| Avg rating |
|
||
| Short description | Learn professional RTL design methodology for ASIC chips. Covers microarchitecture planning, pipeline design, arbitration logic, CDC-awareness, lint-clean RTL, synthesis optimisation, and design-for-verification practices. Projects include designing a complete AXI-based SoC subsystem block. | ||
| Outcomes |
|
||
| Requirements |
|