Analyse and fix signal and power integrity issues in high-speed VLSI designs. Covers crosstalk noise, glitch analysis, transmission line effects, aggressor-victim coupling, SI-driven routing rules, and co-simulation of SI/PI using Cadence Sigrity and Innovus SI flows.
Learn more| Has discount |
 |
||
|---|---|---|---|
| Expiry period | Lifetime | ||
| Made in | English | ||
| Last updated at | Sun Apr 2026 | ||
| Level |
|
||
| Total lectures | 0 | ||
| Total quizzes | 0 | ||
| Total duration | Hours | ||
| Total enrolment |
0 |
||
| Number of reviews | 854 | ||
| Avg rating |
|
||
| Short description | Analyse and fix signal and power integrity issues in high-speed VLSI designs. Covers crosstalk noise, glitch analysis, transmission line effects, aggressor-victim coupling, SI-driven routing rules, and co-simulation of SI/PI using Cadence Sigrity and Innovus SI flows. | ||
| Outcomes |
|
||
| Requirements |
|