Improve chip yield through systematic defect engineering and yield analysis. Covers Poisson and negative binomial yield models, defect density measurement, inline inspection (SEM/optical), wafer map analysis, defect-limited vs parametric yield, and DFM impact on yield.
Learn more| Has discount |
 |
||
|---|---|---|---|
| Expiry period | Lifetime | ||
| Made in | English | ||
| Last updated at | Sun Apr 2026 | ||
| Level |
|
||
| Total lectures | 0 | ||
| Total quizzes | 0 | ||
| Total duration | Hours | ||
| Total enrolment |
0 |
||
| Number of reviews | 722 | ||
| Avg rating |
|
||
| Short description | Improve chip yield through systematic defect engineering and yield analysis. Covers Poisson and negative binomial yield models, defect density measurement, inline inspection (SEM/optical), wafer map analysis, defect-limited vs parametric yield, and DFM impact on yield. | ||
| Outcomes |
|
||
| Requirements |
|